Printed Pages: 4 387 NEC-501	(g) what is the chip number for phase locked loop?
	(h) Define the term V _{IH} and V _{II} for the CMOS inverter.
(Following Paper ID and Roll No. to be filled in your	(i) The beside stam of O hit DAC is 10.2mW if
Answer Book)	(i) The basic step of 9 bit DAC is 10.3mV. if
Paper ID:131501 Roll No.	000000000 represents 0 V, what output is
B.Tech	produced if the input is 101101111?
(SEM. V) (ODD SEM)	(j) Define noise margin for the CMOS inverter.
THEORY EXAMINATION, 2015-16	Section-B
INTEGRATED CIRCUITS	
	Note: Attempt any five questions from this section.
Time: 3 hours [MaximumMarks: 100	(10×5-50)
Section-A	(10x5=50)
	2. What do you understand by the base current compensated
1. Attempt all parts. All parts carry equal marks. Write	current mirror? How does it provide improvement over
answer of each part in short. (2x10=20)	simple current mirror circuit? Expalin with the help of a
a) Why don't we normally realize the beta-	neat circuit diagram.
•	neat circuit diagram.
compensated current mirror using MOS?	3. Define the slew rate. Also derive the relationship between
(b) What are the basic blocks of phase-locked loop?	f, and slew rate for the IC 741.
	•
(c) What do you understand by hysteresis voltage?	4. Sketch the properly labeled Master Slave D flip-flop
(d) What is the role of coupling capacitor (C _e) in IC	circuit and explain its operation with the help of proper
### ##################################	waveform of the clock signal.
Thermal one of the state of the	7 NO COR STATE OF THE STATE OF
(e) Give the example of a square wave generator which	5. What is a DAC? Describe the weighted resistor DAC.
<u>utilizes</u> positive feedback.	Give mathematical expressions in support of your
(4) What is continue rough in DLL 2	answer.
(f) What is capture range in PLL?	
(1) NEC-501/11600	(2) NEC-501

6. Determine Ic₁, Ic₂ Ic₃ for the circuit shown in figure 1.
Assume




Figure 1

- Draw the functional block diagram of IC 555 and explain its working. Design a 555 timer as an Astabel multivibrator with an output signal timer frequency of 700 Hz and 60% duty cycle.
- Describe the Antoniou inductance simulation circuit with properly labelled circuit diagram and give mathematical expressions in support of your answer.
- 9. Describe the sample and hold circuit with the help of an opamp. What are the applications of sample and hold circuit?

Section-C

Note: Attempt any two questions from this section.

 \equiv (15x2=30)

- 10. Describe the circuit for the KHN filter using three op-amp.

 Design a second order butterworth low-pass filter having upper cut-off frequency 1kHz. Determine its frequency response.
- 11. Describe different regions of operation for CMOS inverter over its VTC characteristics.

Consider a CMOS inverter with following parametrs:

$$V_{DD} = 3.3 \text{ V}, V_{T0,n} = 0.6 \text{ V}, V_{T0,p} = 0.7 \text{ V}, K_n = 200 \,\mu \text{ A/V}^2$$
.
 $K_p = 80 \text{ A/V}^2$

Calculate the noise margin of the CMOS inverter circuit.

12. Describe the Schmitt trigger with the help of proper circuit diagram and transfer characteristics. A Schmitt trigger with the upper threshold level V_{DT} = 0V and hysteresis width is 0.2V converts 1kHz sine wave of amplitude 4V_{pp} into a square wave. Calculate the time duration of the negative and positive portion of the output waveform.