	d Pages:01 Sub Code: NIC-044 Id: 1 3 2 8 1 4 Roll No.	
ВТЕСН		
(SEM VIII) THEORY EXAMINATION 2017-18		
DIGITAL SYSTEM DESIGN USING VHDL		
Time: 3 Hours Total Marks: 100		
<b>Note: 1.</b> Attempt all Sections. If require any missing data; then choose suitably. <b>SECTION A</b>		
1.	Attempt all questions in brief.	$2 \times 10 = 20$
a)	1 &	
/	What are the reserve words in VHDL?	
c)		
d)	•	
e)	What is concurrent signal assignment and its use?	
f)	What is sequential wait statements? What are the different modelling in VHDL?	
g) h)		
i)	What is Von Neumann Computer Model?	
j)	What is design test?	
SECTION B		
_		
2.	Attempt any three of the following:	$10 \times 3 = 30$
a)	Discuss the different data types and operators in VHDL?  Discuss the Iterative networks and their component with detail description and	
b)	symbol?	scription and
c)	Use guarded signal assignments to describe a simple latch with q and NOT q outputs	
,	that function the same as a latch formed by cross-coupled NOR gates with clocked	
	inputs. Use reasonable delay values?	
d)	Discuss the modelling a multiplexer with sequential statements?	
e)	,	
SECTION C		
3.	Attempt any one part of the following:	$10 \times 1 = 10$
	Discuss sequential modeling and attributes in VHDL?	10 11 10
	Discuss array loops and assert statements in VHDL?	
4.	Attempt any one part of the following:	$10 \times 1 = 10$
a)	Discuss the basic structures of VHDL?	
/	What are the standard packages used in VHDL? Discuss them?	
5.	Attempt any one part of the following:	$10 \times 1 = 10$
a)	•	them?
_ ′	Discuss different TYPE-related issues in VHDL for hardware modeling?	10 1 10
6.	Attempt any <i>one</i> part of the following:	$10 \times 1 = 10$
a)	Discuss the Inertial and transport delay Mechanism?	o cional with
b)	Discuss how multiple driving values are resolved to produce a value for a signal with multiple assignments?	
7.	Attempt any one part of the following:	$10 \times 1 = 10$
, •	a) Write the short note on any two-	IVAI IU
	i. Array Multiplier	
	ii. Carry-Look ahead Adder	
	iii. Synthesizable Booth Multiplier	
	b) Describe Sequential Multiplier Design in detail?	